Vol. 14 No. 1 (2015): Revista UIS Ingenierías
Articles

Implementation of partial reconfiguration projects using OpenPR on the xilinx development board ML507

Dorfell Leonardo Parra Prada
Universidad Industrial de Santander
Bio
William Alexander Salamanca Becerra
Universidad Industrial de Santander
Bio

Published 2014-10-23

Keywords

  • OpenPR,
  • Open-Source,
  • Partial Reconfiguration,
  • FPGA

How to Cite

Parra Prada, D. L., & Salamanca Becerra, W. A. (2014). Implementation of partial reconfiguration projects using OpenPR on the xilinx development board ML507. Revista UIS Ingenierías, 14(1), 33–43. Retrieved from https://revistas.uis.edu.co/index.php/revistauisingenierias/article/view/33-43

Abstract

This paper demonstrates the evaluation of partial reconfiguration projects implementation using OpenPR -an Open-source partial reconfiguration toolkit alternative-, on the Xilinx embedded system development board ML507. Results of the OpenPR repository counter example project are reproduced, and a new project targeting a different FPGA device, the v5fx70t, is created. Configuration files for static and partial design are generated and implemented in the ML507, getting a non-proper working in the board. This led to the native circuit description files check in FPGA EDITOR -a Xilinx FPGA routing tool- to verify the correct placement of the busmacros into the design-. Then debugging on-chip stage is done using Chipscope to test the signals state inside the FPGA in each design component as registers and busmacros. Observations are made based on these tests. Finally, conclusions of all the observation process are integrated into this evaluation.

Downloads

Download data is not yet available.

References

  1. FPGA. Field-programmable gate array, 2012 [Online] Available:http:/www.altera.com/products/fpga. html?GSA_pos=3&WT.oss_r=1&WT.oss=FPGA
  2. STARBOARD. StarBoardDesign: Specializing in rapid, effective, analog and mixed-signal electronic design, 2009 [online] Available: http://www.starboarddesign.com/ examples.html
  3. KUON, I; ROSE, J. Measuring the gap between FPGAs and ASICs, Proceedings of the international symposium on Field programmable gate arrays-FPGA’06, 2006
  4. VIRTEX 5. Virtex-5 FXT FPGA ML507 Evaluation Platform, 2012 [Online] Avaliable: http://www.xilinx.com/ products/boards-and-kits/HW-V5-ML507-UNI-G-image.htm
  5. MONEY, D; HARRIS, S. Digital Design and Computer Architecture, Morgan Kaufmann Publications, 2007
  6. PR, Partial re-configuration, 2012 [Online].Avaliable:http://
  7. en.wikipedia.org/wiki/Partial_re-configuration
  8. GUCCIONE, S; LEVI, D; J Bits: A Java-Based Interface to FPGA Hardware, Xilinx, 1998.
  9. GUCCIONE, S; LEVI, D; JBits: A Java-Based Interface for Reconfigurable Computing, Xilinx, 1998.
  10. SOHANGHPURWALA, A; ATHANAS, P;FRANGIEH, T; WOOD, A.OpenPR:An Open-SourcePartial- Reconfiguration Toolkit for Xilinx FPGAs, IEEE, 2011.
  11. STEINER, N. et al. M.Torc: Towards an Open-Source Tool
  12. Flow, Proceedings of the 19th ACM/SIGDA International
  13. Symposium on Field-Programmable Gate Arrays, FPGA
  14. (Monterey, California).
  15. STEINER, N; A Standalone Wire Database for Routing and Tracing in Xilinx Virtex, Virtex-E, and Virtex-II FPGAs. Virginia Polytechnic Institute and State University, 2002, (Blacksburg, Virginia).
  16. PR PlanAhead. Using PlanAhead to manage the Partial Reconfiguration flow, 2010 [Online]. Available: http:// www.xilinx.com/tools/partial-reconfiguration.htm
  17. JBits SDK, 2012 [Online]. Available: http://www.xilinx. com/products/jbits/index.htm
  18. OpenPR, OpenPR FPGA ToolKit, 2012. [Online]. Available: http://openpr-vt.sourceforge.net/OpenPR/ OpenPR.html
  19. STEINER, N et al. French, M.Torc: Tools For Open Reconfigurable Computing, 2011 [Online]. Available: http://torc-isi.sourceforge.net/documentation.php
  20. NCD file, 2012 [Online].Available: http://www.xilinx.com/ itp/xilinx10/help/iseguide/mergedProjects/floorplanner/ html/fp_d_ncd_file.html
  21. UG190, Virtex-5 FPGA User Guide UG190, 2010 [online]. Available: http://www.xilinx.com/support/documentation/ virtex-5_user_guides.htm
  22. FPGA Editor, 2008 [Online].Available: http://www.xilinx.
  23. com/itp/xilinx10/isehelp/ise_n_fed_navpage.htm
  24. GCC, the GNU Compiler Collection, 2012. [Online]. Available: http://gcc.gnu.org/
  25. Boost C++ Libraries, 2012 [Online]. Available: http:// www.boost.org/
  26. Bison-GNU Parser Generator, 2012 [Online]. Available:
  27. http://www.gnu.org/software/bison/
  28. Flex: The Flast Lexical Analyzer, 2012 [Online]. Available:http://flex.sourceforge.net/